IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

EXPRESS MAIL LABEL NO.: EL295373924US
DEFOSIT: AUGUST 25, 1999

stant Commissioner for Patents

shington, D.C. 20231

Date: August 25, 1999

Docket No. YO993-028BX

Prior Art Unit: 3729
Prior Examiner: C. Arbes



This is a request for filing a [X] continuation [] divisional [] continuation-in-part under 37 C.F.R. 1.53(b) of pending prior application Serial No. 08/872,519 filed on June 11, 1997 of B. S. Beaman et al. for HIGH DENSITY INTEGRATED CIRCUIT APPARATUS, TEST PROBE AND METHODS OF USE THEREOF.

			As last amended, the title has been changed to	
2.	ſ	1	As last amended, the name of applicant has been changed to	

- 3. [X] Enclosed is [X] a copy of the oath or declaration as filed in the prior application or [] a new oath or declaration.
- 4. [X] The filing fee is calculated below:

CLAIMS AS FILED IN THIS APPLICATION	NUMBER FILED				NUMBER EXTRA		RATE		BASIC FEE
								=	\$760.00
TOTAL CLAIMS	27	_	20	=	7	X	\$18.00	=	\$126.00
INDEPENDENT CLAIMS	3	-	3	=	0	X	\$78.00	=	
MULTIPLE DEPENDENT CLAIMS, (IF ANY)								=	\$260.00
TOTAL FILING FEE								=	\$1,146.00

5. [X] Charge any fees which may be required, except for the Issue Fee, or credit any overpayment to Deposit Account No. 09-0468.
6. [] Cancel in this application original Claims _______ of the prior application before calculating the filing fee.
7. [X] Amend the specification by inserting before the first line the sentence: - This is a [X] continuation [] division [] continuation-in-part of application Serial No. 08/872,519 filed on June 11, 1997
8. [] Priority of application Serial No. ______, filed on ______ in _____ is claimed under 35 U.S.C. 119.
9. [] The certified copy of the priority application has been filed in prior application Serial No. ______ filed _____.
10. [] An appointment of associates is enclosed.
11. [X] Address all future communications to Daniel P. Morris, IBM Corporation, Intellectual Property Law Dept., P.O. Box 218, Yorktown Heights, NY 10598.
12. [X] A preliminary amendment to this application is enclosed.

13. [] Enter in this application the amendment under 37 C.F.R. 1.116 which was unentered in the

IBM Corporation Intellectual Property Law P.O. Box 218 Yorktown Heights, NY 10598

prior application.

IBM

By: Daniel P. Morris

Reg. No. 32,053 (914) 945-3217

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: B. S. Beaman et al.

Docket No.: YO993-028BX

Prior Group No.: 3729

Filed: Herewith Prior Examiner: C. Arbes
For: HIGH DENSITY INTEGRATED CIRCUIT APPARATUS, TEST PROBE AND

METHODS OF USE THEREOF

Assistant Commissioner for Patents Washington, D.C. 20231

EXPRESS MAIL CERTIFICATE

Express Mail Lab	oel Number_	EL29537392	24US
Date of Deposit	August	25, 1999	

I hereby certify that the attached paper or fee

Request for filing a Continuation Application under 37 CFR 1.53(b)

Copy of original patent application, as filed

Copy of original drawings, as filed (9 sheets)

Copy of Declaration and Power of Attorney

Preliminary Amendment

Return Postcard

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Jennifer A. Smith

(Name)

Signature

Note: Each paper must have its own certificate and the "Express Mail" label number as a part thereof or attached thereto. When, as here, the certification is presented on a separate sheet, that sheet must (1) be signed and (2) fully identify and be securely attached to the paper or fee it accompanies. Identification should include the serial number and filing date of the application as well as the type of paper being filed, e.g. complete application, specification and drawings, responses to rejection or refusal, notice of appeal, etc. If the serial number of the application is not known, the identification should include at least the name of the inventor(s) and the title of the invention.

Note: The label number need not be placed on each page. It should, however, be placed on the first page of each separate document, such as, a new application, amendment, assignment, and transmittal letter for a fee, along with the certificate of mailing by "Express Mail". Although the label number may be on checks, such a practice is not required. In order not to deface formal drawings it is suggested that the label number be placed on the back of each formal drawing or the drawings be accompanied by a set of informal drawings on which the label number is placed.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: B. S. Beaman et al. Date: August 25, 1999

Serial No.: Prior Group Art Unit: 3729

Filed: Herewith Prior Examiner: C. Arbes

For: HIGH DENSITY INTEGRATED CIRCUIT APPARATUS,

TEST PROBE AND METHODS OF USE THEREOF

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

IN THE CLAIMS

Cancel claims 1-28.

Add Claims 29-52.

A method of probing an electronic device by (Added) contacting the electronic device with a plurality of flexible contact elements, the method comprising the steps of:

providing a first substrate corresponding to an area of the electronic device to be probed, said substrate having a front surface; and

mounting and connecting a second substrate to the front surface of the first substrate, said second substrate having a plurality of flexible contact elements extending from a surface thereof; and

Y0993-028BX



EXPRESS MAIL LABEL NO.: EL295373924US DATE OF DEPOSIT: AUGUST 25, 1999

-1-

urging the first substrate and the electronic device towards one another so that the flexible contact elements make contact with the electronic component.

- 30. (Added) A method according to claim 29, wherein the electronic device is a semiconductor wafer.
- 31. (Added) A method according to claim 30, wherein the area is a plurality of integrated circuits on the semiconductor wafer; and the flexible contacts make contact with the plurality of die sites all at once.
- 32. (Added) A method according to claim 29, wherein the area of the electronic device is a portion of an overall surface area of the electronic device.
- 33. (Added) A method according to claim 29, wherein the electronic device is a printed circuit board.
- 34. (Added) A method according to claim 29, wherein the electronic device is a packaging substrate.
- 35. (Added) A method according to claim 29, wherein the flexible elements are probe elements.
- 36. (Added) A method according to claim 29, wherein the flexible elements further includes a protuberance at an end thereof.
- 37. (Added) A method according to claim 29, wherein the flexible elements are shaped wires disposed on the surface of the second substrate.

- 38. (Added) A method according to claim 29, wherein there are electrical connections between the second substrates and the first substrate.
- 39. (Added) A method according to claim 29, wherein the first substrate is a space transformer.
- 40. (Added) A method according to claim 29, wherein the electronic device is a semiconductor wafer; and the flexible contact elements of the second substrate contact individual semiconductor dies on the semiconductor wafer.
- 41. (Added) A method according to claim 29, wherein the electronic device is a semiconductor wafer; and the flexible contact elements of the second substrate contacts at least one integrated circuit on the semiconductor wafer.
- 42. (Added) A method according to claim 29, wherein the second substrate is aligned to the large substrate by a socket.
- 43. (Added) A method according to claim 29, wherein the first substrate with the second mounted thereto is mounted to an electrical testing apparatus.
- 44. (Added) A method according to claim 29, wherein the first substrate with the second mounted thereto is mounted to an electrical testing apparatus by a plurality of electrical connections.

4. (Added) A probe card assembly comprising:

a probe card;

a plurality of probe elements;

a space transformer substrate having a top surface, a bottom surface, a first plurality of terminals disposed on the top surface, and a second plurality of terminals disposed on the bottom surface;

at least one second substrate having a top surface, a bottom surface;

means for effecting electrical connections between the at least one second substrate and the space transformer substrate; and

- a plurality of probe elements disposed on the top surface of the at least one first substrate.
- 46. (Added) A probe card assembly, according to claim 45, wherein the probe elements are free-standing flexible conductors.
- 47. (Added) A probe card assembly, according to claim 46, wherein tip structures mounted to ends of the plurality of free-standing flexible conductors.
- 48. (Added) A probe card assembly, according to claim 46, characterized in that: the free-standing flexible conductor further indicates a protuberance at an end thereof.
- 19. (Added) A first substrate adapted in use to be mounted as a substrate tiles to a second substrate, comprising:

the first substrate having two opposite surfaces;

flexible contacts extending from one of the two surfaces;

terminals on an other of the two opposite surfaces; and

means, within the first substrate, for connecting the terminals to the contacts.

- 50. (Added) A method according to claim 29, further including plurality of groups of said plurality of the flexible electrical contact elements.
- 51. (Added) A method according to claim 29 or 49, wherein there is a least one of said second substrates mounted to said first substrate.
- 52. (Added) A method according to claim 27 to 28 or 49, wherein there are a plurality of said second substrates mounted to said first substrate.

REMARKS

Support for the added claims is found throughout the specification, in particular in US Patent 5,371,654, col. 6, lines 39-57, which patent is incorporated by references as US Application Serial Number 07/963,364 on page 8. Also, Fig. 3 shows an example of an embodiment where substrate 54 is electrically coupled to substrate 68 by interposer 76. A

plurality of interposer 76 are shown in US Patent 5,376,654 as 49 for providing electrical coupling to other electronic structures. Thus, a plurality of substrate 60 shown in Fig. 5 of the present application can be interconnected by a substrate 68.

Respectfully Submitted,

Daniel P. Morris

Registration No. 32,053

IBM Corporation
Intellectual Property Law Dept.
P.O. Box 218
Yorktown Heights, New York 10598
(914) 945-3217

HIGH DENSITY INTEGRATED CIRCUIT APPARATUS, TEST PROBE AND METHODS OF USE THEREOF

EXPRESS MAIL LABEL NO: TB244296569 US

DATE OF DEPOSIT: APRIL 30, 1993

FIELD OF THE INVENTION

This invention relates to an apparatus and test probe for integrated circuit devices and methods of use thereof.

BACKGROUND OF THE INVENTION

In the microelectronics industry, before integrated circuit (IC) chips are packaged in an electronic component, such as a computer, they are tested. Testing is essential to determine whether the integrated circuit's electrical characteristics conform to the specifications to which they were designed to ensure that electronic component performs the function for which it was designed.

Testing is an expensive part of the fabrication process of contemporary computing systems. The functionality of every I/O for contemporary integrated circuit must be tested since a failure to achieve the design specification at a single I/O can render an integrated circuit unusable for a specific application. The testing is commonly done both at room temperature and at elevated temperatures to test

functionality and at elevated temperatures with forced voltages and currents to burn the chips in and to test the reliability of the integrated circuit to screen out early failures.

Contemporary probes for integrated circuits are expensive to fabricate and are easily damaged. Contemporary test probes are typically fabricated on a support substrate from groups of elongated metal conductors which fan inwardly towards a central location where each conductor has an end which corresponds to a contact location on the integrated circuit chip to be tested. The metal conductors generally cantilever over an aperture in the support substrate. The wires are generally fragile and easily damage and are easily displaceable from the predetermined positions corresponding to the design positions of the contact locations on the integrated circuit being tested. These probes last only a certain number of testing operations, after which they must be replaced by an expensive replacement or reworked to recondition the probes.

Figure 1 shows a side cross-sectional view of a prior art probe assembly 2 for probing integrated circuit chip 4 which is disposed on surface 6 of support member 8 for integrated circuit chip 4. Probe assembly 2 consists of a dielectric substrate 10 having a central aperture 12 therethrough. On surface 14 of substrate 10 there are disposed a plurality of electrically conducting beams which extend towards edge 18 of aperture 12. Conductors 16 have ends 20 which bend downwardly in a direction generally perpendicular to the plane of surface 14 of substrate 10. Tips 22 of downwardly projecting electrically conducting ends 20 are disposed in electrical contact with contact locations 24 on surface 25 of integrated circuit chip 4. Coaxial cables 26 bring electrical signals, power and ground through electrical connectors 28 at periphery 30 of substrate 10. Structure 2 of Figure 1 has the disadvantage of being expensive to fabricate and of having fragile inner ends 20 of electrical conductors 16. Ends 20 are easily damaged through use in probing electronic slevices. Since the probe 2 is expensive to

 $\mathcal{M}_{\mathcal{A}} = \mathcal{A}$

fabricate, replacement adds a substantial cost to the testing of integrated circuit devices. Conductors 16 were generally made of a high strength metal such as tungsten to resist damage from use. Tungsten has an undesirably high resistivity.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide an improved high density test probe, test apparatus and method of use thereof.

It is another object of the present invention to provide an improved test probe for testing and burning-in integrated circuits.

It is another object of the present invention to provide an improved test probe and apparatus for testing integrated circuits in wafer form and as discrete integrated circuit chips.

It is an additional object of the present invention to provide probes having contacts which can be designed for high performance functional testing and for high temperature burn in applications.

It is yet another object of the present invention to provide probes having contacts which can be reworked several times by resurfacing some of the materials used to fabricate the probe of the present invention.

It is a further object of the present invention to provide an improved test probe having a probe tip member containing a plurality of clongated conductors each ball bonded to electrical contact locations on space transformation substrate.

A broad aspect of the present invention is a test probe having a plurality of electrically conducting elongated members embedded in a material. One end of each conductor is arranged for alignment with contact locations on a workpiece to be tested.

In a more particular aspect of the present invention, the other end of the elongated conductors are electrically connected to contact locations on the surface of a fan-out substrate. The fan-out substrate provides space transformation of the closely spaced electrical contacts on the first side of the fan-out substrate. Contact locations having a larger spacing are on a second side of the fan out substrate.

In yet another more particular aspect of the present invention, pins are electrically connected to the contact locations on the second surface of the fan out substrate.

In another more particular aspect of the present invention, the plurality of pins on the second surface of the fan-out substrate are inserted into a socket on a second fan-out substrate. The first and second space transformation substrates provide fan out from the fine pitch of the integrated circuit I/O to a larger pitch of electrical contacts for providing signal, power and ground to the workpiece to be tested.

In another more particular aspect of the present invention, the pin and socket assembly is replaced by an interposer containing a plurality of clongated electrical connectors embedded in a layer of material which is squeezed between contact locations on the first fan- out substrate and contact locations on the second fan-out substrate.

d d

In another more particular aspect of the present invention, the test probe is part of a test apparatus and test tool.

Another broad aspect of the present invention is a method of fabricating the probe tip of the probe according to the present invention wherein a plurality of elongated conductors are bonded to contact locations on a substrate surface and project away therefrom.

In a more particular aspect of the method according to the present invention, the elongated conductors are wire bonded to contact locations on the substrate surface. The wires project preferably at a nonorthogonal angle from the contact locations.

In another more particular aspect of the method of the present invention, the wires are bonded to the contact locations on the substrate are embedded in a clastomeric material to form a probe tip for the structure of the present invention.

In another more particular aspect of the present invention, the clongated conductors are embedded in an elastomeric material.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a schematic cross-section of a conventional test probe for an integrated circuit device.

Figure 2 is a schematic diagram of one embodiment of the probe structure of the present invention.

YO993-028

Figure 3 is a schematic diagram of another embodiment of the probe structure of the present invention.

Figure 4 is an enlarged view of an elastomeric connector electrically interconnecting two space transformation substrates of the structure of Figure 2.

Figure 5 is an enlarged view of the probe tip within dashed circle 100 of Figures 2 or 3.

Figure 6 shows the probe tip of the structure of Figure 5 probing an integrated circuit device.

Figures 7-13 show the process for making the structure of Figure 5.

Figure 14 shows a probe tip structure without a fan-out substrate.

Figure 15 shows the elongated conductors of the probe tip fixed by solder protuberances to contact locations on a space transformation substrate.

Figure 16 shows the elongated conductors of the probe tip fixed by laser weld protuberances to contact locations on a space transformation substrate.

Figure 17 shows both interposer 76 and probe tip 40 rigidly bonded to space transformer 60.

. . .

DETAILED DESCRIPTION

Turning now to the figures, Figures 2 and 3 show two embodiments of the test assembly according to the present invention. Numerals common between Figures 2 and 3 represent the same thing. Probe head 40 is formed from a plurality of clongated electrically conducting members 42 embedded in a material 44 which is preserably an elastomeric material 44. The elongated conducting members 42 have ends 46 for probing contact locations on integrated circuit devices 48 of waser 50. In the preserved embodiment, the workpiece is an integrated circuit such as a semiconductor chip or a semiconductor wafer having a plurality of chips. The workpiece can be any other electronic device. The opposite ends 52 of clongated electrical conductors 42 are in electrical contact with space transformer (or fan-out substrate) 54. In the preferred embodiment, space transformer 54 is a multilevel metal/ceramic substrate, a multilevel metal/polymer substrate or a printed circuit board which are typically used as packaging substrates for integrated circuit chips. Space transformer 54 has, in the preferred embodiment, a surface layer 56 comprising a plurality of thin dielectric films, preferably polymer films such as polyimide, and a plurality of layers of electrical conductors, for example, copper conductors. A process for fabricating multilayer structure 56 for disposing it on surface 58 of substrate 60 to form a space transformer 54 is described in US patent application Serial No. 07/695,368, filed on May 3, 1991, entitled "MULTI-LAYER THIN FILM STRUCTURE AND PARALLEL PROCESSING METHOD FOR FABRICATING SAME" which is assigned to the assignee of the present invention, the teaching of which is incorporated herein by reference. Details of the fabrication of probe head 40 and of the assembly of probe head 40 and 54 will be described herein below.

As sown in Figure 2, on surface 62 of substrate 60, there are, a plurality of pins 64. Surface 62 is opposite the surface 57 on which probe head 40 is disposed.

Y()993-028

Pins 64 are standard pins used on integrated circuit chip packaging substrates. Pins 64 are inserted into socket 66 or plated through-holes in the substrate 68 which is disposed on surface 70 of second space transformer 68. Socket 66 is a type of pin grid array (PGA) socket such as commonly disposed on a printed circuit board of an electronic computer for receiving pins from a packaging substrate. Second space transformer 68 can be any second level integrated circuit packaging substrate, for example, a standard printed circuit board. Socket 66 is disposed on surface 70 of substrate 68. On opposite surface 70 of substrate 68 there are disposed a plurality of electrical connectors to which coaxial cables 72 are electrically connected. Alternatively, socket 68 can be a zero insertion force (ZII) connector or the socket 68 can be replaced by through-holes in the substrate 68 wherein the through-holes have electrically conductive material surrounding the sidewalls such as a plated through-hole.

In the embodiment of Figure 3, the pin 64 and socket 66 combination of the embodiment of Figure 2 is replaced by an interposer, such as, elastomeric connector 76. The structure of elastomeric connector 76 and the process for fabricating elastomeric connector 76 is described in copending US patent application Serial No. 07/963.364 to B. Beaman et al., filed October 19, 1992, entitled "THREE DIMENSIONAL HIGH PERFORMANCE INTERCONNECTION MEANS", which is assigned to the assignee of the present invention, the teaching of which is incorporated herein by reference and of which the present application is a continuation-in-part thereof, the priority date of the filing thereof being claimed herein. The elastomeric connector can be opted to have one end permanently bonded to the substrate, thus forming a FRU (field replacement unit) together with the probe/substrate/connector assembly.

Figure 4 shows a cross-sectional view of structure of the elastomeric connector 76 of Figure 3. Connector 76 is fabricated of preferably elastomeric material 78 having opposing, substantially parallel and planar surfaces 80 and 82. Through

.

elastomeric material 78, extending from surface 81 to 83 there are a plurality of elongated electrical conductors 85. Elongated electrical conductors 84 are preferably at a nonorthogonal angle to surfaces 81 and 83. Elongated conductors 85 are preferably wires which have protuberances 86 at surface 81 of elastomeric material layer 78 and flattened protuberances 88 at surface 83 of elastomeric material layer 78. Flattened protuberances 88 preferably have a projection on the flattened surface as shown for the structure of Figure 14. Protuberance 86 is preferably spherical and flattened protuberance 88 is preferably a flattened sphere. Connector 76 is squeezed between surface 62 of substrate 54 and surface 73 of substrate 68 to provide electrical connection between end 88 of wires 85 and contact location 75 on surface 73 of substrate 68 and between end 88 or wires 85 and contact location 64 on surface 62 of substrate 54.

Alternatively, as shown in Figure 17, connector 76 can be rigidly attached to substrate 54 by solder bonding ends 88 of wires 85 to pads 64 on substrate 54 or by wire bonding ends 86 of wires 85 to pads 64 on substrate 54 in the same manner that wires 42 are bonded to pads 106 as described herein below with respect to Figure 5. Wires 85 can be encased in an elastomeric material in the same manner as wires 42 of Figure 5.

Space transformer 54 is held in place with respect to second space transformer 68 by clamping arrangement 80 which is comprised of member 82 which is perpendicularly disposed with respect to surface 70 of second space transformer 68 and member 84 which is preferably parallely disposed with respect to surface 86 of first space transformer 54. Member 84 presses against surface 87 of space transformer 54 to hold space transformer 54 in place with respect surface 70 of space transformer 64. Member 82 of clamping arrangement 80 can be held in place with respect to surface 70 by a screw which is inserted through member 84 at location 90 extending through the center of member 82 and screw into surface 70.

YO993-625

The entire assembly of second space transformer 68 and first space transformer with probe head 40 is held in place with respect wafer 50 by assembly holder 94 which is part of an integrated circuit test tool or apparatus. Members 82, 84 and 90 can be made from materials such as aluminum.

Figure 5 is a enlarged view of the region of Figures 2 or 3 closed in dashed circle 100 which shows the attachment of probe head 40 to substrate 60 of space transformer 54. In the preferred embodiment, clongated conductors 42 are preferably wires which are at a non-orthogonal angle with respect to surface 87 of substrate 60. At end 102 of wire 42 there is preferably a flattened protuberance 104 which is bonded (by wire bonding, solder bonding or any other known bonding technique) to electrically conducting pad 106 on surface 87 of substrate 60. Elastomeric material 44 is substantially flush against surface 87. At substantially oppositely disposed planar surface 108 clongated electrically conducting members 42 have an end 110. In the vicinity of end 110, there is optimally a cavity 112 surrounding end 110. The cavity is at surface 108 in the elastomeric material 44.

Figure 6 shows the structure of Figure 5 used to probe integrated circuit chip 114 which has a plurality of contact locations 116 shown as spheres such as a C4 solder balls. The ends 110 of conductors 42 are pressed in contact with contact locations 116 for the purpose of electrically probing integrated circuit 114. Cavity 112 provides an opening in elastomeric material 44 to permit ends 110 to be pressed towards and into solder mounds 116. Cavity 112 provides a means for solder mounds 116 to self align to ends 110 and provides a means containing solder mounds which may melt, seep or be less viscous when the probe is operated at an elevated temperature. When the probe is used to test or burn-in

 λ COOLETO'S

workpieces have flat pads as contact locations the cavities 112 can remain or be eliminated.

Figures 7-13 show the process for fabricating the structure of Figure 5. Substrate 60 with contact locations 106 thereon is disposed in a wire bond tool. The top surface 122 of pad 106 is coated by a method such as evaporation, sputtering or plating with soft gold or Ni/Au to provide a suitable surface for thermosonic ball bonding. Other bonding techniques can be used such as thermal compression bonding, ultrasonic bonding, laser bonding and the like. A commonly used automatic wire bonder is modified to ball bond gold, gold alloy, copper, copper alloy, aluminum, Pt, nickel or palladium wires 120 to the pad 106 on surface 122 as shown in Figure 7. The wire preferably has a diameter of 0.001 to 0.005 inches. If a metal other than Au is used, a thin passivation metal such as Au, Cr, Co, Ni or Pd can be coated over the wire by means of electroplating, or electroless plating, sputtering, e-beam evaporation or any other coating techniques known in the industry. Structure 124 of Figure 7 is the ball bonding head which has a wire 126 being fed from a reservoir of wire as in a conventional wire bonding apparatus. Figure 7 shows the ball bond head 124 in contact at location 126 with surface 122 of pad 106.

Figure 8 shows the ball bonding head 124 withdrawn in the direction indicated by arrow 128 from the pad 106 and the wire 126 drawn out to leave disposed on the pad 106 surface 122 wire 130. In the preferred embodiment, the bond head 124 is stationary and the substrate 60 is advanced as indicated by arrow 132. The bond wire is positioned at an angle preferably between 5 to 60° from vertical and then mechanically notched (or nicked) by knife edge 134 as shown in Figure 9. The knife edge 134 is actuated, the wire 126 is clamped and the bond head 124 is raised. The wire is pulled up and breaks at the notch or nick.

1 ...

Cutting the wire 130 while it is suspended is not done in conventional wire bonding. In conventional wire bonding, such as that used to fabricate the electrical connector of US Patent 4,998,885, where, as shown in Figure 8 thereof, one end a wire is ball bonded using a wire bonded to a contact location on a substrate bent over a loop post and the other of the wire is wedge bonded to an adjacent contact location on the substrate. The loop is severed by a laser as shown in Figure 6 and the ends melted to form balls. This process results in adjacent contact locations having different types of bonds, one a ball bond the other a wedge bond. The spacing of the adjacent pads cannot be less than about ~ 20 mils because of the need to bond the wire. This spacing is unacceptable to fabricate a high density probe tip since dense integrated circuits have pad spacing less than this amount. In contradistinction, according to the present invention, each wire is ball bonded to adjacent contact locations which can be spaced less than 5 mils apart. The wire is held tight and knife edge 134 notches the wire leaving upstanding or flying leads 120 bonded to contact locations 106 in a dense array.

When the wire 130 is severed there is left on the surface 122 of pad 106 an angled flying lead 120 which is bonded to surface 122 at one end and the other end projects outwardly away from the surface. A ball can be formed on the end of the wire 130 which is not bonded to surface 122 using a laser or electrical discharge to melt the end of the wire. Techniques for this are described in copending US patent application Serial No. 07/963,346, filed October 19, 1992, which is incorporated herein by reference above.

Figure 10 shows the wire 126 notched (or nicked) to leave wire 120 disposed on surface 122 of pad 106. The wire bond head 124 is retracted upwardly as indicated by arrow 136. The wire bond head 124 has a mechanism to grip and release wire 126 so that wire 126 can be tensioned against the shear blade to sever the wire.

V. 1998 - 18

After the wire bonding process is completed, a casting mold 140 as shown in Figure 11 is disposed on surface 142 of substrate 60. The mold is a tubular member of any cross-sectional shape, such as circular and polygonal. The mold is preferably made of metal or organic materials. The length of the mold is preferably the height 144 of the wires 120. A controlled volume of liquid clastomer 146 is disposed into the casting 140 mold and allowed to settle out (flow between the wires until the surface is level) before curing as shown in Figure 13. Once the clastomer has cured, the mold is removed to provide the structure shown in Figure 5 except for cavities 112. The cured clastomer is represented by reference numeral 44. A mold enclosing the wires 120 can be used so that the liquid elastomer can be injection molded to encase the wires 120.

The top surface of the composite polymer/wire block can be mechanically planarized to provide a uniform wire height and smooth polymer surface. A moly mask with holes located over the ends of the wire contacts is used to selectively ablate (or reactive ion etch) a cup shaped recess in the top surface of the polymer around each of the wires. The probe contacts can be reworked by repeating the last two process steps

A high compliance, high thermal stability siloxane elastomer material is preferable for this application. The compliance of the cured elastomer is selected for the probe application. Where solder mounds are probed a more rigid elastomeric is used so that the probe tips are pushed into the solder mounds where a gold coated aluminum pad is being probed a more compliant elastomeric material is used to permit the wires to flex under pressure so that the probe ends in contact with the pad will move to wipe over the pad so that good electrical contact is made therewith. The high temperature siloxane material is cast or injected and cured similar to other elastomeric materials. To minimize the shrinkage, the

elastomer is preferably cured at lower temperature (T \leq 60°) followed by complete cure at higher temperatures (T \geq 80°).

Among the many commercially available clastomers, such as ECCOSIL and SYLGARD, the use of polydimethylsiloxane based rubbers best satisfy both the material and processing requirements. However, the thermal stability of such elastomers is limited at temperatures below 200°C and significant outgassing is observed above 100°C. We have found that the thermal stability can be significantly enhanced by the incorporation of 25 wt % or more diphenylsiloxane. Further, enhancement in the thermal stability has been demonstrated by increasing the molecular weight of the resins (oligomers) or minimizing the crosslink junction. The outgassing of the elastomers can be minimized at temperatures below 300°C by first using a thermally transient catalyst in the resin synthesis and secondly subjecting the resin to a thin film distillation to remove low molecular weight side-products. For our experiments, we have found that 25 wt % diphenylsiloxane is optimal, balancing the desired thermal stability with the increased viscosity associated with diphenylsiloxane incorporation. The optimum number average molecular weight of the resin for maximum thermal stability was found to be between 18,000 and 35,000 g/mol. Higher molecular weights were difficult to cure and too viscous, once filled, to process. Network formation was achieved by a standard hydrosilylation polymerization using a hindered platinum catalyst in a reactive silicon oil carrier.

In Figure 10 when bond head 124 bonds the wire 126 to the surface 122 of pad 106 there is formed a flattened spherical end shown as 104 in Figure 6.

The high density test probe provides a means for testing high density and high performance integrated circuits in wafer form or as discrete chips. The probe contacts can be designed for high performance functional testing or high temperature burn-in applications. The probe contacts can also be reworked several

YO993-028

times by resurfacing the rigid polymer material that encases the wires exposing the ends of the contacts.

The high density probe contacts described in this disclosure are designed to be used for testing semiconductor devices in either wafer form or as discrete chips. The high density probe uses metal wires that are bonded to a rigid substrate. The wires are imbedded in a rigid polymer that has a cup shaped recess around each to the wire ends. The cup shaped recess 112 shown in Figure 5 provides a positive self-aligning function for chips with solder ball contacts. A plurality of probe heads 40 can be mounted onto a space transformation substrate 60 so that a plurality of chips can be probed an burned-in simultaneously.

An alternate embodiment of this invention would include straight wires instead of angled wires. Another alternate embodiment could use a suspended alignment mask for aligning the chip to the wire contacts instead of the cup shaped recesses in the top surface of the rigid polymer. The suspended alignment mask is made by ablating holes in a thin sheet of polyimide using an excimer laser and a metal mask with the correct hole pattern. Another alternate embodiment of this design would include a interposer probe assembly that could be made separately from the test substrate as described in US patent application, Serial No. 07/963,364, incorporated by reference herein above. This design could be fabricated by using a copper substrate that would be etched away after the probe assembly is completed and the polymer is cured. This approach could be further modified by using an adhesion de-promoter on the wires to allow them to slide freely (along the axis of the wires) in the polymer material.

Figure 14 shows an alternate embodiment of probe tip 40 of Figures 2 and 3. As described herein above, probe tip 40 is subtracted to be originally fixed to the surface of a first level space transformer 54. Each wire 120 is wire bonded directly to a pad 106 on substrate 60 so that the probe assembly 40 is rigidly fixed

YO993-028 -15-

to the substrate 60. The embodiment of Figure 14, the probe head assembly 40 can be fabricated via a discrete stand alone element. This can be fabricated following the process of US patent application Serial No. 07/963,348, filed October 19, 1992, which has been incorporated herein by reference above. Following this fabrication process as described herein above, wires 42 of Figure 14 are wire bonded to a surface. Rather than being wire bonded directly to a pad on a space transformation substrate, wire 42 is wire bonded to a sacrificial substrate as described in the application incorporated herein. The sacrificial substrate is removed to leave the structure of Figure 14. At ends 102 of wires 44 there is a flattened ball 104 caused by the wire bond operation. In a preferred embodiment the sacrificial substrate to which the wires are bonded have an array of pits which result in a protrusion 150 which can have any predetermined shape such as a hemisphere or a pyramid. Protrusion 150 provides a raised contact for providing good electrical connection to a contact location against which it is pressed. The clamp assembly 80 of Figures 2 and 3 can be modified so that probe tip assembly 40 can be pressed towards surface 58 of substrate 60 so that ends 104 of Figure 14 can be pressed against contact locations such as 106 of Figure 5 on substrate 60. Protuberances 104 are aligned to pads 100 on surface 58 of Figure 5 in a manner similar to how the conductor ends 86 and 88 of the connector in Figure 4 are aligned to pads 75 and 64 respectively.

As shown in the process of Figures 7 to 9, wire 126 is ball bonded to pad 106 on substrate 60. An alternative process is to start with a substrate 160 as shown in Figure 15 having contact locations 162 having an electrically conductive material 164 disposed on surface 166 of contact location 162. Electrically conductive material 164 can be solder. A bond lead such as 124 of Figure 7 can be used to dispose end 168 of wire 170 against solder mound 164 which can be heated to melting. End 168 of wire 170 is pressed into the molten solder mound to form wire 172 embedded into a solidified solder mound 174. Using this process a structure similar to that of Figure 5 can be fabricated.

0500 - 028

Figure 16 shows another alternative embodiment of a method to fabricate the structure of Figure 5.

Numerals common between Figures 15 and 16 represent the same thing. End 180 clongated electrical conductor 182 is held against top surface 163 of pad 162 on substrate 160. A beam of light 184 from laser 186 is directed at end 180 of clongated conductor 182 at the location of contact with surface 163 of pad 162. The end 180 is laser welded to surface 163 to form protuberance 186.

In summary, the present invention is directed to high density test probe for testing high density and high performance integrated circuits in wafer form or as discrete chips. The probe contacts are designed for high performance functional testing and for high temperature burn in applications. The probe is formed from an elastometic probe tip having a highly dense array of elongated electrical conductors embedded in an elastometic material which is in electrical contact with a space transformer.

While the present invention has been described with respect to preferred embodiments, numerous modifications, changes and improvements will occur to those skilled in the art without departing from the spirit and scope of the invention.

CLAIMS

What is claimed is:

1. An electronic device probe for probing an electronic device comprising:

a first space transformer having a first surface;

said first surface having a first plurality of contact locations;

a first plurality of clongated electrical conductors each having a protuberance at one end thereof;

said protuberance of each of said plurality of clongated conductors is bonded to one of said plurality of contact locations;

each of said plurality of clongated conductors extends outwardly away from said surface to form an array of clongated conductors;

said array of clongated conductors being embedded in a material; and said clongated conductors having exposed probe tip ends at an exposed surface of said material.

- 2. An electronic device probe according to claim 1, further including a second space transformer in electrical connection with said first space transformer.
- 3. An electronic device probe according to claim 1, wherein said material is compliant.

YO993-028

- 4. An electronic device probe according to claim 1, wherein said material is rigid.
- 5. An electronic device probe according to claim 1, wherein said first space transformer has a second surface with a second plurality of contact locations; a second plurality of clongated conductors each in electrical communication with said second plurality of contact locations, each of said second plurality of clongated conductors extends away from said second surface.
- 6. An electronic device probe according to claim 1, wherein said first space transformer has a second surface with a second plurality of contact locations thereon and said second space transformer has a surface with a plurality of third contact thereon.
- 7. An electronic device probe according to claim 6, further including an electrical interconnection means for electrically interconnecting said second plurality of electrical contact locations to said third plurality of electrical contact locations.
- 8. An electronic device probe according to claim 7, wherein said electrical interconnection means is a plurality of pins electrically connected to said second plurality of contact locations said pins are adapted for insertion into a socket which is electrically interconnected with said third plurality of contact locations.
- 9. An electronic device probe according to claim 7, wherein said electrical interconnection means comprises a body of elastomeric material having a

fourth side and fifth side, a plurality of elongated conductors extending from said fourth side to said fifth side, each of said elongated conductors has a first end at said fourth side and a second end at said fifth side, said first ends are in electrical contact with said third plurality of contact locations and said second ends are in contact with said second plurality of contact locations.

- 10. An electronic device probe according to claim 7, further including a holding means for holding said first space transformer in a fixed spatial relationship with respect to said second space transformer.
- An electronic device probe according to claim 10, wherein said holding means comprises an elemented member having a first end and second, said clongated member is fixedly attached to said second space transformer at said first end, the being a gripping means at said second end for gripping onto said first pace transformer.
- 12. An electronic device probe according to claim 1, further including a means for disposing said probe tip ends in electrical contact with contact locations on said electronic device.
- 13. At electronic device probe according to claim 1, wherein said elastomeric material has a depression surrounding at least one of said probe tip ends.
- 14. A sectronic device probe according to claim 1, wherein said probe tip ends extend beyond said exposed surface of said elastomeric material.
- 15. An electronic device probe according to claim 1, wherein said probe is part of an electronic device test tool.

- 16. An electronic device probe according to claim 10, further including a means for disposing said probe tip ends in electrical contact with contact locations on said electronic device.
- 17. An electronic device probe according to claim I, wherein said electronic device is selected from the group consisting of a semiconductor chip and a semiconductor chip packaging substrate and a semiconductor wafer.
- 18. An electronic device probe according to claim 1, wherein said protuberance is selected from the group consisting of a wire bond ball bond, a solder bump bond and a laser weld bond.
- 19. An electronic device probe according to claim 7, wherein said electrical interconnection means is an interposer between said first space transformer and said second space transformer.
- 20. An ele tronic device probe for probing an electronic device comprising:

a fi et space transformer having a surface;

said sur. ' ving a first plurabe of contact locations;

a plurality of the mated electrical conductors each having a protuberance at one end thereof;

said each of said protuberance of each of said plurality of clongated conductors is bonded to one of said plurality of contact locations;

,1 . .

each of said plurality of clongated conductors extends outwardly away from said surface to form an array of clongated conductors;

said array of elongated conductors being embedded in an elastomeric material;

said clongated conductors being embedded in an clasomteric material;

a second space transformer in electrical connection with said first space transformer;

said first space transformer has a second surface with a second plurality of contact locations thereon and said second space transformer has a surface with a plurality of third contact thereon;

an electrical interconnection means for electrically interconnecting said second plurality of electrical contact locations to said third plurality of electrical contact locations;

a holding means for holding said first space transformer in a fixed spatial relationship with respect to said second space transformer; and

a means for disposing said probe tip ends in electrical contact with contact location on said electronic device.

21. An electronic device probe according to claim 20, wherein said holding means comprises an elongated member having a first end and second, said clongated member is fixedly attached to said second space transformer at said first end, there being a gripping means at said second end for gripping onto said first space transformer.

. 4

- 22. An electronic device probe according to claim 20, wherein said elastomeric material has a depression surrounding at least one of said probe tip ends.
- 23. An electronic device probe according to claim 20, wherein said electrical interconnection means is an interposer between said first space transformer and said second space transformer.
- 24. An electronic device probe according to claim 1, wherein said electronic device is selected from the group consisting of an integrated circuit chip, a wafer of a plurality of integrated circuit chips and a circuitized substrate.
- 25. An apparatus for testing or burning in an electronic device having contact locations comprising:
 - a layer of elastomeric material having a first side and a second side;
 - a plurality of clongated electrical conductors extending from said first side to said second side:

means for holding said layer;

means for disposing said layer adjacent said electronic device so that said elongated electrical conductors are in electrical contact with said contact locations.

26. An apparatus according to claim 25, further including means selected from the group consisting of or applying electric current to said electronic device,

7 / 23-

11/3-11

voltage to said electronic device, temperature to said electronic device and humidity to said electronic device.

27. A method comprising:

providing an apparatus according to claim 25 and testing said electronic device with said apparatus.

28. A method comprising:


providing an apparatus according to claims 26 and burning-in said electronic device with said apparatus.

YO993-028


ABSTRACT


The present invention is directed to a high density test probe which provides a means for testing a high density and high performance integrated circuits in wafer form or as discrete chips. The test probe is formed from a dense array of elongated electrical conductors which are embedded in an compliant or high modulus elastomeric material. A standard packaging substrate, such as a ceramic integrated circuit chip packaging substrate is used to provide a space transformer. Wires are bonded to an array of contact pads on the surface of the space transformer. The space transformer formed from a multilayer integrated circuit chip packaging substrate. The wires are as dense as the contact location array. A mold is disposed surrounding the array of outwardly projecting wires. A liquid clastomer is disposed in the mold to fill the spaces between the wires. The elastomer is cured and the mold is removed, leaving an array of wires disposed in the elastomer and in electrical contact with the space transformer The space transformer can have an array of pins which are on the opposite surface of the space transformer opposite to that on which the elongated conductors are bonded. The pins are inserted into a socket on a second space transformer, such as a printed circuit board to form a probe assembly. Alternatively, an interposer electrical connector can be disposed between the first and second space transformer.

B.S. BEAMAN ET AL DPM Y0993-028





2/9 Y0993-028






3/9 Y0993-028







5/9 Y0993-028




FIG.7






FIG. 8

6/9 Y0993-028





7/9 Y0993-028




FIG. 11




FIG. 12




FIG. 13




FIG. 14





FIG. 15

FIG. 16



EXPRESS MAIL LABEL NO: TB244296569 US DATE OF DEPOSIT: IL 30, 1993

Docke. No. Y0993-028

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name:

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

HIGH DENSITY INTEGRATED CIRCUIT A	APPARATUS, TEST PROBE AND MET	HODS OF USE THEREOF					
the specification of which (check	c one)						
is attached hereto.							
XX was filed on April 30, 19	993 as						
Application Serial No.							
and was amended on(ii	f applicable)						
	wed and understand the conten	ts of the above identified specific	eation, including				
I acknowledge the duty to disclosuccordance with Title 37, Code of		ial to the patentability of this agn 1.56.	pplication in				
application(s) for patent or inve	entor's certificate listed be	ed States Code, Section 119 of any low and have also identified below ing date before that of the applica	any foreign				
Prior Foreign Application(s)			Priority Claimed				
(Number)	(Country)	(Day/Month/Year Filed)	Yes No				
(Number)	(Country)	(Day/Month/Year Filed)	Yes No				
(Number)	(Country)	(Day/Month/Year Filed)	Yes No				
listed below and, Insofar as the the prior United States application of the control of the contr	subject matter of each of th ion in the manner provided by the duty to disclose informa 37, Code of Federal Regulatio	, Section 120 of any United States of claims of this application is not the first paragraph of Title 35, tion material to the patentability ns, Section 1.56 which occurred bettional filing date of this application.	t disclosed in Inited States of this tween the filing				
(Application Serial No.)	(Filing Date)	(Status) (patented, pendin	g, abandoned)				
(Application Serial No.)		(Status) (patented, pendin					
hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code and that willful false statements may jeopardize the validity of the application or any patent issued thereon. POWER OF ATTORNEY: As a named inventor I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number). John A. Jordan (Reg. No. 24,655), Jeffrey L. Brandt (Reg. No. 31,490),							
Joseph A. Biela (Reg. No. William Ellis (Reg. No. 26	5,874) and Daniel P. Mor						
IBM Corporation, P.O. Box 218, Y							
		P. Morris (914) 241-4041					
Full name of sole or first	inventor						
BRIAN SAMUEL BEAMAN Inventor's Signature Date							
Residence							
3 Stoutenburgh Drive, Hyde Citizenship	e Park, New York 12538						
USA Post Office Address							
SAME AS ABOVE Full name of second joint	-inventor, if any						
KEITH EDWARD FOGEL							
Inventor's signature		Date					
Residence		14					
5 Broadlyn Court, Bardonia Citizenship	a, New York 10954						
USA							
Post Office Address		·					
SAME AS ABOVE							

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

Full name of third joint inventor, if any		
מווג או שמש ז אוואס		
PAUL ALFRED LAURO Inventor's Signature	Date	
•		
Residence		
Kesidence		
8 Central Drive, Apt. 4, Nanuet, New York 10954		
Citizenship		
USA		
Post Office Address		
SAME AS ABOVE Full name of fourth joint-inventor, if any		
ruii name or routen joint-inventor, ir any		
MAURICE HEATHCOTE NORCOTT		
Inventor's signature	Date	
Residence		
429 Sierra Vista Lane, Valley Cottage, New York 10989 Citizenship		
#CITZERSHIP		
CANADIAN		
Post Office Address		
in and a pour		
SAME AS ABOVE Full name of fifth joint inventor, if any		
DA-YUAN SHIH		
inventor's Signature	Date	
Residence		
eti		·
16 Vervalen Drive, Poughkeepsie, New York 12603 Citizenship		
: OTCIZENSHIP		
USA		,
Post Office Address		
SAME AS ABOVE		
Full name of sixth joint-inventor, if any		
GEORGE FREDERICK WALKER	Date	
Inventor's signature	Date	
Residence		
1540 Years Assessed Ann. Hally New Years News Years 10000		
1540 York Avenue, Apt. #11K, New York, New York 10028 Citizenship	<u> </u>	·····
USA		
Post Office Address		
SAME AS ABOVE		
Full name of seventh joint-inventor, if any		
	Data.	
Inventor's signature	Date	
Residence		
Citizenship		
OT OT BOMBINT D		
Post Office Address		